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EGO BALLOON EXPERIMENT DATA PROCESSOR 
I. INTRODUCTION 
The EGG 'balloon experiment data processor (Figure I) is designed to operate on prelaunch data 
for the EGO ser ies  satellites: specifically, experiments Mark 11, Mark 111, and Mark IV. These 
experiments, carried by balloon flights into the upper atmosphere, provide experimental data 
concerning identification of particles and measurement of their energies which are recorded on 
magnetic tape (Figure 2). Upon retrieval of the recorded tapes, the EGO data processor serves  
as a quick-look facility in the field by processing samplings of the data throughout each tape, 
converting each sampling to decimal form for both decimal display and decimal printout. 
Input signals to the EGO data processor a r e  the reproduce-amplifier signals from the tape trans- 
port. The processor detects the signals of each channel, assembles the information, and by 
digital techniques converts the data when the data point is logically determined to be of value 
to the experimenter or the field technician. The data formats processible by the unit, for similar 
experiments, a r e  made programmable by a patch panel, which also controls selection or rejec- 
tion of a data point. The unit is designed to  tolerate transport skew, transport speed variation, 
signal noise, and signal amplitude variation. A simulation mode for rapid checkout in the field 
is incorporated in the processor. 
1 
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c 
Figure 1 -EGO Data Processor, 
Overall Unit 
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Figure 2-Pull-out View of Arithmetic Unit 
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11. SPECIFICATIONS 
SYSTEM INPUTS: 
4 
V 
Parallel binary data entered on 16 separate data lines 
Experiment data events: 
Events occur asynchronous with time. 
For Mark I1 and Mark 111, one event consists of one entry of 16 bits in parallel. 
For Mark IV, one event consists of the entry of two groups of 16 bits in parallel. 
Index and ID timing: 
Presence of a data word is indicated by an index marker on any specified line. 
The first part of the event of Mark IV is indicated by the presence of an  index marker plus 
an identification (ID) marker. 
The second part  of the event of Mark IV is indicated by an index marker that has been pre- 
ceded in the first part  of the event by a time greater than 0.8 millisecond but less than 1.2 
msec, and the absence of an ID marker. 
Index and ID pulse: 
Pulsed-negative excursion from the dc level of the steady-state signal 
The magnitude of the excursion must be between - 1  and -10 volts. 
Binary one: 
Pulsed-negative excursion from the dc level of the steady-state signal occurring in coin- 
cidence with an index marker 
The magnitude of the excursion must be between - 1  volt and -10 volts. 
Binary zero: 
Absence of a negative excursion from the steady-state signal when the index marker is 
present 
Repetition rate: 
Asynchronous, between 0 cps and 1000 cps 
Maximum skew: 
*lo8 degrees of the maximum repetition rate (1000 cps) cycle, referenced to the index 
marker 
Maximum speed variation: 
+lo  percent of nominal speed 
Input impedance: 
Input threshold level: Impedance: 
-1.0 volt 5,000 ohms minimum 
-2.0 volts 10,000 ohms minimum 
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Data line input: 
24-pin Amphenol connector 
SYSTEM OUTPUTS: 
0 Decimal display by Nixie tubes 
0 Decimal printout 
Maximum printout rate is 5 prints per second. 
POWER REQUIREMENTS: 
105 to 125 volts ac; 58 to 62 cycles per second; 600 watts maximum 
TEMPERATURE RANGE: 
0°C to 50°C 
DIMENSIONS: 
Panel height: 
System requires 37-1/4 inches of panel height. 
Maximum depth: 
21-3/4 inches 
Maximum width: 
19- 1/4 inches 
Weight: 
135 lb. 
MOUNTING: 
All units are mountable in a standard 19-inch relay rack. The main unit, containing the 3-C 
modules, is provided with chassis-track slides for accessibility. 
OPERATING CONTROLS: 
0 Programmable patch panel on front panel 
0 Normal operating controls on front panel 
0 Simulation and system calibration controls are mounted on the rear  of the front panel of 
the arithmetic unit. 
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III. DATA FORMAT 
Track Number 1 2 3 
Word I A, A, A, 
MARK11 AND MARK III 
The Mark I1 and Mark III EGO balloon experiment presents asynchronous parallel binary data 
entered on 16 separate data lines. The parallel 16-bit entry is subdivided into two ?-bit words, 
an  identification bit (C), and an  index bit that indicates the presence of the parallel data. One 16- 
bit parallel entry consitutes an event . The format is shown in Table 1. The subscript indicates 
the relative significance of the binary bit. 
4 5 6 7 8 9 10 11 12 13 14 15 16 
A, A, A, A, Bo B, B, B, B, B, B, C Index 
TrackNumber 
Word I 
Word I1 
Table 2 
MarkIV Format 
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 
A,, A, A, A, A, A, A, ID Index A, A, C, C ,  C, C, C, 
Bo B, B, B, B, B, B, ID Index B, B, C, C ,  C,  C, Sens. 
- 
'An event i s  w e  set of experimental measurements, constituting one data point. 
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IV. OPERATING INSTRUCTIONS 
CABLE CONNECTIONS: 
Rear connections: 
All rear  connections should be made with the power turned off. 
Connect the six-pin dc power cable from the Computer Control Company power-supply unit to 
the data-processor unit. 
Connect the ac power cable to a 117-volt 60-cycle source. 
Connect the tape-reproduce amplifiers to the 24-pin Amphem! ccnnector (C-1) of the data pro- 
cessor unit. 
Connect the 14-pin Amphenol connector (C-2) from the data-processor unit to the printer. 
Connect the 50-pin Amphenol connector (C-5) from the printer to counter "A". 
Connect the 50-pin Amphenol connector (C-6) from the printer to counter "B". 
OPERATING PROCEDURE: 
Turn on all power. 
Set the commercial counter-selector switches to START of the MANUAL mode. 
Set tine commercial counter SENSITIVITY controls to "3". 
Throw toggle switch on rear of printer to the EGO position. 
Set main unit THRESHOLD - PROCESS - TEST switch to the PROCESS position. 
(A) Insert the programmable patch panel for Mark II, and Mark III. 
(B) Insert the programmable patch panel for the Mark IV experiment. 
(A) Set the mode control to  either ABE o r  AB. (ABF is the mode in which data will be processed 
only if C is an "0"; AB is the mode in which data will be processed regardless of the state of C.) 
(B) This control is inoperative for the Mark IV mode of operation. 
Throw printer RECORD switch to ON. 
TEST PROCEDURE: 
Set the commercial counters and printer for normal EGO operation as given in the operating 
instructions. Do not set main unit THRESHOLD - PROCESS - TEST switch to the PROCESS 
position, 
Set the THRESHOLD - PROCESS - TEST control to the THRESHOLD position. 
Adjust the meter to read the desired threshold voltage by varying the TEST VOLTAGE ADJUST 
control. The voltage is normally set for 2 volts for best noise immunity. If all the indicator 
lights on the front panel do not light, refer to the Calibration Section for threshold level adjust- 
ment. 
Set the THRESHOLD - PROCESS - TEST control to the TEST position. 
'Paragraphs with an "A" refer to Mark I1 and Mark 111. Paragraphs with a "B" refer to Mark IV. Paragraphs without an "A" 
or a "B" refer to all three, Mark It, Mark 111, and Mark IV. 
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(A) Throw the toggle switch in the index track (track 16) to the "1" position. Place all other 
toggle switches in the "0" position. 
(B) When testing for Mark IV, the ID channel (track 8) toggle switch must be thrown to the "1" 
position in addition to throwing the index track (channel 9) to the "1" position. 
Throw each switch, in a chronological order, to the "1" position for 5 seconds and then to the 
"0" position. The appropriate front panel lamp should light for the time the switch is in the "1" 
position, and the digital printout should read as  follows: 
Table 3 
Mark II - 111 Printout 
Switch number in the "1" position 
(all others in the "0" position 
except the index track) 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
14 
15 
16 (index track 
ON AT ALL TIMES) 
Digital Printout 
Word A 
~ 
00 1 
002 
004 
008 
0 16 
032 
064 
0 00 
000 
000 
000 
000 
000 
000 
000 
000 
Word B 
000 
000 
000 
000 
000 
000 
000 
00 1 
002 
004 
008 
016 
032 
064 
000 
000 
Word C 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
12 
0 
- 
'This figure will not print if the front panel control is se t  for the ABCmode. 
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Switch number in the "1" position 
(all others in the "0" position 
except index channel (9) and ID 
channel (8)) 
1 
2 
3 
4 
5 
6 
7 
10 
11 
12 
13 
14 
15 
16 
CALIBRATION: 
Word A Word B Word C 
00 1 00 1 000 
002 002 000 
00 4 004 000 
008 008 000 
0 16 0 16 000 
032 032 000 
06 4 064 000 
128 128 000 
256 256 000 
000 000 033 
000 000 066 
000 000 132 
000 000 264 
000 000 016 
Threshold level adjustment 
Sens. 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
1 
The THRESHOLD - PROCESS - TEST control must be in the THRESHOLD position to make this 
adjustment. Each level-detector threshold can be adjusted by varying a potentiometer3 that will 
light a front-panel indicator. 
The TEST VOLTAGE meter should be set by varying the TEST VOLTAGE ADJUST control for 
the desired threshold voltage (2 volts usually give the best noise immunity). 
The potentiometer4 on the module associated with the indicator should then be set so that the 
indicator light is just beyond the threshold of being turned on. This is accomplished by turning 
the module potentiometer counterclockwise (CCW) until the appropriate indicator light turns on, 
then backing off clockwise (CW) on the potentiometer until the light extinguishes. When the 
potentiometer is in this position, it should be turned slowly CCW until the light just turns on. 
The potentiometer is now at the optimum setting. 
Adjustment of the temporary memories (DMA's) 
The THRESHOLD - PROCESS - TEST control must be in the TEST position and the toggle switch 
of the track being adjusted must be in the "1" position. 
3Refer to Figure 17 in the section containing diagrams, for appropriate potentiometer adjustment. 
4 R e f  er to Figure 17 for appropriate potentiometer adjustment. 
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The output of each temporary memory can be monitored by an oscilloscope connected to the 
appropriate DMA OUTPUT pin jack on the rear of the front panel. The duration of each tempo- 
rary memory (DMA), with the exception of the index bit, is se t  for  0.6 millisecond by adjusting 
a potentiometer on the appropriate module.4 The maximum duty cycle of these modules is 67 
percent. For a maximum data-repetition rate of 1 kc, the maximum delay can be set for 0.67 
millisecond, but the normal setting is 0.6 msec. The delay of the index bit is set for one-half of 
the data-bit temporary memory delay, o r  0.3 msec. The trailing edge of this pulse is used to 
strobe the information into a storage register. Placing the strobe in the center of the temporary 
memory-storage cycle allows fo r  maximum skew. 5 
5See Section V-D fer  &sassio= of aetrirg the index bit for optimum data recovery. 
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V. THEORY OF OPERATION 
A. GENERAL 
The EGO balloon experiment data processor is designed to operate on 16 parallel signals from a 
16-track magnetic-tape reproducer. The signals of each channel carry information in binary 
form, a "one" being represented by one half-wave rectified sinewave pulse having a period of 1 
millisecond and a peak amplitude of -5 millivolts a t  the reproduce heads. A zero is represented 
by the absence of any signal excursion when an index pulse is present. Before entering the 
processor, each channel is amplified by 60 db so that a "one" pulse is a -5v peak half-wave 
rectified sinewave pulse. 
The block diagram' €or the EGO balloon shcws that each experiment data precessor ampbiied 
channel is applied to a threshold detector. The threshold detectors a r e  employed to recognize 
the leading edge of the negative excursion of a "one" pulse. The detectors are normally set  to 
recognize only those signals which exceed a negative 2 volts. In tandem with each detector is a 
temporary memory which serves the purpose of storing the occurrence of a "one" pulse for a 
finite length of time. This technique is employed to compensate for tape skew. 
The output of the detector on the index channel (the signal which indicates to the processor the 
presence of a parallel word) is applied to the strobe delay, initiating a delayed read pulse through 
the control portion to the temporary memories. The read pulse stores the complement of the 
state of each bit memory into the appropriate binary register by way of the patch panel. The 
assembly of the experiment words (in one's complement form) is generated by two parallel 
input words for Mark IV and a single parallel input word for Mark I1 and Mark III. To distin- 
guish between the initial word and the delayed word for Mark N, the identification channel car- 
ries an ID pulse for the initial word and an 
recognizes the presence of the index and the ID to assemble word I, and the presence of the 
index and 
pulse for the delayed word. The control section 
to assemble word 11. 
With the appropriate assembly of experiment words in one's complement form in registers A, 
B, and C, and the storage of the sensitivity bit in the decimal counter, the control section pro- 
vides a ser ia l  count pulse to each of the three experiment word binary registers3 converting the 
one's complement representation to two's complement representation. Following this is a serial 
readout of each of the binary registers into modified commercial decimal  counter^.^ The numbers 
stored in the decimal counter will then be the decimal equivalent of the binary experiment word.5 
The sensitivity bit is stored in the decimal counter also. Storage of each word and the sensitivity 
bit are kept independent from each other through modification of the decimal counters. 
The magnitude of the word stored in register A before serial readout determines whether the 
data point (the information contained in all registers) will be accepted. 
count stored in register A is greater than a patched preset number, the information will be 
accepted and serial readout will proceed; if the count is less than the patched preset number, 
then the processing of information for  that data point will be stopped and cleared so that the next 
event or  parallel input word will be accepted. 
If the magnitude of the 
After the experiment words are stored in decimal form in the decimal counters, a print-command 
pulse is generated to a commercial printer which prints the information stored in the counters. 
The print cycle requires 200 milliseconds. During the time of printing, the control section 
'See Figure 16 in section containing schematic diagrams. 
2See discussion on tape skew, part D of this section. 
3For Mark 11 and Mark Ill, only two experiment words ( A  and 8 )  are employed. 
*Hewlett-Packard Model 5532A. 
'See discussion in Section V-B on conversion of binary to decimal form. 
'See discussion in Section V-C on recognition of a data point that exceeds a preselected number. 
'Hewlett-Packard Model 562A. 
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generates a lockout pulse that inhibits the generation of new data strobes, thereby preventing 
the entrance o r  processing of any new data until the termination of printing. 
Incorporated in the EGO balloon experiment data processor is a simulation mode in which the 
data-line inputs are switched out and simulated data are applied to the threshold detectors. By 
observation of front panel indicator lights and operator control of simulated data words, the unit 
can be checked for proper operation. 
B. BINARY-TO-DECIMAL CONVERSION 
A translation can be made from the binary to the decimal system by first placing the 2's comple- 
ment of the bi-nary .n.urr.ber isto 2 register which aiso can operate as a binary counter, then apply- 
ing a serial train of pulses simultaneously to both the binary counter and a decimal counter. The 
conversion is obtained by counting the number of counts in the decimal counter required to clear 
o r  recycle the binary register. 
An algorithm* for  determining the complement of a number N is: 
N = r ' s  Complement = r n - N  
- 
where: n = number of digits in the number N 
N = the number 
r = the radix o r  base 
Transposing: t N = r "  
Since a counter can count to r n - 1 ,  the counter has  to pass through a zero count o r  recycle if the 
original number is serially added to the complement previously stored in the register; i.e., if 
N counts are added to a binary counter storing (the two's complement of N in this case), then 
the counter will  end in a "0" state. 
For ease of implementation, the 1's Complement is entered into the binary register and this 
number is converted to 2's complement by adding a count to the counter. 
An algorithm for relating 2's complement (radix complement) to  1's complement (diminished 
radix complement) is: 
- 
N = r"-N-r-"'  
- 
where: N = diminished radix complement 
For  the 1's complement, m = 0, so that 
- 
N r n - N - 1  
*Reference 1 .  
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The translation to decimal form by serial readout begins after the 1's complement has been con- 
verted to the 2's complement. As an illustration, consider the conversion of the binary number 
0011101 (29,,) that is stored in a seven-stage binary register to  a decimal number: 
Formulas Carry 
- 
N = r"-N-1 1 0 0 0 0 0 0 0  (rn = 2') 
- 1  
1111111 (rn-1) 
-0011101 (-N) 
11oO010 5 
+ 1  
11oO011 
+ 001 1101 (+N = 29,,) 
C. RECOGNITION OF A DATA POINT THAT EXCEEDS A PRESELECTED NUMBER 
The limited speed of the digital printer makes it necessary to obtain printouts of only good data 
points, because these printouts represent only 0.5 percent of the maximum data rate. In the 
Mark 11, Mark 111, and Mark IV experiments there are certain conditions under which low counts 
can be discarded before the time-consuming conversion begins. When accepting data, the data 
processor will  determine whether or not a data point exceeds a predetermined level. When the 
processor decides to accept a data point for processing, a lockout or inhibit mode is generated 
which prevents the processor from accepting any additional data points until the digital print 
cycle is completed. 
The decision process is illustrated by the truth table on the following page. 
The 1's complement of the data point is stored in the binary register. The set side of the most 
significant bits of the register are connected to a gate that generates a "stop" condition when all 
of the inputs a r e  true ( l ) ,  and a "go" condition if any one of the inputs is false (0). The logic is 
illustrated in Figure 3. 
For example, consider a situation in which any d&a point w i t h c o u n t  less than 8 can be dis- 
carded. The set  side of the register from bit 4 (23)  to bit n(2" - ') is programmed to the gate. 
When all the inputs are true (l), which corresponds to a digital number of less than 8, a stop 
condition is generated. When any stage of the set side of the register programmed to the gate 
becomes false (0), the number equals or exceeds 8 and a go condition is generated. 
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Table 5 
Truth Table for  Word A Greater Than Preset 
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AB ... M = A +  B +  ... M 
M - (2") (Sheffer Stroke) 
Figure 3-The N A N D  Function 
The processor can be programmed to recognize any data point that has a count exceeding 2" 
where n equals zero o r  any integer. There is also a provision which enables the processor to 
process all data, regardless of the count. 
D. COMPENSATION FOR TAPE SKEW 
To recover the maximum amount of data when skew problems are present, the incoming data 
bits are stored in temporary memories at a fixed time interval after occurrence of the INDEX 
bit, and the information is simultaneously strobed from all the bit memories into binary registers 
fo r  further processing. 
A delay multivibrator with a 67-percent duty cycle is used as a temporary memory device. For  
a maximum repetition rate of 1 kc, the maximum memory duration that can be obtained is 0.67 
ms. As a margin of safety, all the data memories are preset to provide a storage time of 0.60 
ms, and the data-strobe delay generator is preset 'to provide a delay equal to half the memory 
duration, or 0.3 ms. This is the optimum setting for  recovering data with the greatest sym- 
metrical skew. 
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If the recorded tape has static skew o r  if the playback head stack is misaligned, the strobe pulse 
can be elongated o r  shortened, depending on the time bias introduced by the skew. 
The following examples illustrate data recovery with dynamic skew. 
Example 1: 
In Figure 4, the data-information pulse is in phase with the index pulse that generates the data- 
sampling strobe. The data could, therefore, be strobed at the center of the data memory-storage 
cycle as shown. This would be the setting of the data strobe delay for an ideal situation where 
no skew o r  misaligned data pulses are present. 
Data channel 
/----- I Detection level- I ----- I 
Strobe channel 
- L e t s  t izn h v d  
6 0.6MS --I 
I 
I 
I I 
I 
0.3MS -+q 
Data memory I 
Delay time for strobe 
I 
Data strobe I 
I 
Strobe samples data in the center of its memory cycle. No skew - data tracks 
and index track displaced by 0'. 
Figure 4-Bit Detection with 0" Skew 
E x a m d e  2: 
In Figure 5, the information pulse from the data channel was delayed by 108" (0.3 msec) with 
reference to the pulse that produces the generated strobe. The sampling strobe, which is 
generated from the trailing edge of the delayed strobe pulse, will  sample the data pulse at the 
leading edge of the data memory pulse. 
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I -  
I 
I 
I 
Data channel 
I 
I 
I 
1 
I 
I 
I I 
I I 
Detection level --- - - - - _ - _ _ _  
I 
I 
i 
Strobe channel 
I 
I 
I 
I I 
I 
Data strobe 
U 
Strobe samples data on the leading edge of the memory cycle. 
Data track displaced from index track by -loa0. 
Figure 5-Bit Detection with -108" Skew 
Example 3: 
In Figure 6, the information pulse from the data channel precedes the pulse that generates the 
strobe by 108" (0.3 msec). The sample strobe now samples the data pulse at i ts  trailing edge. 
Under actual operating conditions, all three of the examples can happen simultavously; Le., for 
a given word the data pulses in the various tracks can lead, lag, and be in phase with the index 
pulse that generates the strobe. When the memories and strobe delay are set for the values 
previously mentioned, the system will accurately process data that vary within 1108" with 
reference to the index bit that produces the sampling strobe. 
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Data channel 
Detection level --_---- 
I 
I 
I 
I 
I I I 
I I 
I 
I 
I 
I 
I 
I 
I 
Strobe channel 
Detection level ---- I------ 
I 
I 
I 
I 
I 
Data memory I I 
I 
Delay time for strobe 
Data strobe 
U 
Strobe samples data on the trailing edge of the memory cycle. 
track displaced from index track by +108O. 
Data 
Figure 6-Bit Detection with +log0 Skew 
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VI. DESCRIPTION OF LOGIC 
A. Control Unit 
Mark IV Control Logic' 
The incoming data signals, after being detected by the Schmitt triggers, are stored in a tempo- 
rary memory (delay multivibrator) until the complement of the data word is strobed into a 
binary register. The index and the ID pulses are detected by their respective Schmitt triggers 
(1-8-27 and 1-9-10). When they a r e  in coincidence, an initial strobe (1-23-13) is generated from 
the trailing edge of the index pulse (TLN-7).* 
The initial strobe (I.S.) generates a gating pulse approximately 2 msec long (1-22-17). When 
another index pulse appears within this interval and no ID pulse is present, a delayed strobe 
(DS) pulse is produced (TLN-10). 
The initial strobe (IS) samples the incoming data lines and enters the complement of the data in 
the appropriate binary registers. A comparison is made between the data word entered in the "A" 
register and a preprogrammed word;j if the incoming data word is equal to o r  greater than the 
programmed word, a gate is enabled that allows the delayed strobe (DS), with a 10-ps delay 
(11-21-16), to add an extra count to the three binary registers, reset  the commercial decimal 
counters, and (after a 100-ps delay) gate a multivibrator's output to the input of the three registers. 
The data are then passed through level-matching circuits to the inputs of the decimal  counter^.^ 
The sensitivity bit is gated with the delayed strobe (1-20-16) to set a flipflop (I-18-27), whose 
output is gated with the extra count pulse through a level-matching circuit directly to the split 
input of the decimal counter. The sensitivity word has only two states, true (-6 volts) and false 
(0 volts). The true condition in the printout is represented by a decimal "l", the false condition 
by a "0". 
The same pulse that gated the multivibrator's output to the registers also initiates a 10-msec 
delay pulse (1-21-11) that turns off the multivibrator after the conversion. 
The pulse that generated the extra count (TLN-11) initiates a 200-msec inhibit (II-21-34) that 
disables the controlinput (1-23-13) so that new data will not be accepted for  processing while 
the printer is operating. 
If the data word entered in the "A" register is less than the preset number, the delayed strobe, 
with an additional 20-psec delay, is used to generate a 200-psec pulse (1-22-31) that resets the 
binary registers and allows the system to accept new data. 
Mark 11-111 Control Logic5 (Refer to diagram GD-EGO-111-4531) 
The index pulse is detected by the Schmitt trigger and the leading edge of the pulse is delayed 
by approximately 0.3 msec and this edge is used to generate a lO-/,sec strobe pulse (1-22-10). 
The strobe pulse is gated with the 5 bit (1-23-9) in the ABC mode of operation. When in the 
ABC mode of operation and with the absence of the C bit e), the 10-psec pulse is used to strobe 
the complement of the data into the appropriate binary registers. If the C bit is present, the 
'See Figures 18 and 19 in the section containing diagrams. 
*The notation TLN- will be used to refer the reader to the timing line numbers on Figure 22 in the section containing diagrams. 
3Refer tn Figure 23 for appropriate programming. 
4The six-stage decimal counters are split internally into two three-stage counter circuits, so that each counter can accept two dif- 
'See Figure 18 in the section containing diagrams. 
'The control switch A B c - A B  i s  located on the front panel. 
ferent inputs and can convert binary numbers to an equivalent decimal count of 999. 
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10-psec pulse is inhibited and no further processing occurs. When in the AB mode, all data are 
processed regardless of the condition of the c bit. 
After entry of the complement of the data word into A register, the processing is the same as in 
the Mark IV mode of operation. 
B. REGISTERS A, B, AND C 
(Diagrams GD-EGO-1114-532, 533, 534)' 
Register A (Diagram GD-EGO- 1114-532) 
The output of the Schmitt trigger data detection circuit is connected to a gate whose output, when 
strobed, sets the dc-set side of a binary register. When no data pulse is present at the occur- 
rence of an input word, the gate is enabled and the initial data strobe2 se t s  each binary register 
of the counter to the complement of the input. When a data pulse is present, the gate is inhibited 
and the register is left in the reset  o r  the false condition; i.e., the register is set  to true (-6 
volts) when the input data line is false, o r  to false (0 volts) when the input data line is true. 
After data have been entered into register A, a comparison against a programmed number is 
performed. If the stored data in register A are equal to  or  greater than the programmed number, 
the output of the comparison gate (11-16-9) is true (-6 volts), which indicates a "go" or "process 
data" condition. 
Upon acceptance of data fo r  processing, an extra count pulse is added to the binary registers 
through an "OR" gate (11-14-16), making the stored number in the register the two's complement 
of the data word. 
A star t  pulse from the control logic sets  a flipflop (11-15-27) which provides a synchronous 
s ta r t  for the free-running multivibrator (11-17-35) that counts out the contents of the register. 
The multivibrator is turned off after 10 msec by resetting the control flipflop with a pulse 
generated by a delay multivibrator. The start pulse from the control logic also sets  a flipflop 
(11-15-12) that gates the output of the multivibrator to the binary register and the decimal 
counters. Upon recycling, the output of the binary register (11-6-20) produces a pulse whose 
leading edge triggers a delay multivibrator that resets flipflop (11- 15- 12), thereby turning off 
the gated output to both the decimal and binary counters. 
(Registers B and C ,  diagrams DG-EGO-1114-533 and -534, operate the same as register A but 
do not have a comparison circuit to evaluate the incoming data. The free-running multivibrator 
used for reading out register A is shared by all three registers and is turned off 10 msec after 
the s tar t  command.) 
'See Figures 19, 20, 21 in section containing diagrams. 
'For the Mark IV experiment, the data strobe to register A is the initial strobe; for the Mark 11-111 experiments, the data strobe i s  
the delayed strobe. (The initial strobe i s  not generated for these two experiments.) 
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VSI. SIGNAL SIMULATION 
The Mark IV simulated signal is generated by a free-running multivibrator (MV-16) set  for  1000 
cycles per second, the maximum data-reduction frequency of the processor. The output of the 
multivibrator triggers a delay multivibrator (DM- 15) which generates a pulse 0.5-msec long. 
This pulse, after being inverted through a power-amplifier stage (PA-17), is used to simulate 
the index and the data pulses. The ID pulse which occurs at one-half the frequency of the index 
pulse is generated by connecting the MV output to a binary counter (BC-18) which divides the 
MV frequency by two. The output of the binary counter is connected to the ID channel. A coinci- 
dence of the index and the ID channels creates a Word I strobe; an  index and an 
Word I1 strobe. A "one" is detected by the level detectors if the individual toggle switch for 
that chamel is thrown to the "one" p~s i t i on  and the master controi switch* is in the "test" 
position. 
create a 
Mark 11-III simulation differs from the Mark IV in that the BC output is not used; the PA output 
is used to generate all the signals to be detected by the level detectors. 
'The toggle switches and the master control switch are located on the rear of the front panel. 
20 
VIII. POWER 
(Diagram GC-EGO- 1109-650) * 
The data processor uses  115-volt 60-cycle single-phase power. The processor unit has an ON- 
OFF toggle switch that connects the ac power through a l-ampere fuse to the Muffin f ans ,  the 
Technipower power supply, and a 1 . 5 ~  step-down transformer. 
The indicator thyratron tubes on the front panel derive a 50-volt dc plate potential from the 
Technipower power supply, and their 1 . 5 ~  ac filament voltage from the step-down transformer. 
The 3-C RP30 power supply uses 115v 60-cycle single-phase power. An interconnecting cable 
hetween t!!e 3-C power SU;?;?!~ and the processor is iiaed io supply the -6, -18, and +I2 voits of 
dc current between the two units. 
*See Figure 24 in the section containing diagrams. 
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XX. CONVENTIONS AND SYMBOLS USED IN THE DRAWINGS 
AND THE LITERATURE 
The EGO data processor system uses Computer Control Company's S-Pac 1-Mc digital modules. 
The 3-C (Computer Control Company) reference manual should b e  used when referring to the 
detail logic diagraqs.  When reference is  made to a circuit on the drawing, its location is desig- 
nated by the S-bloc within the unit, the module's position number, and the pin number in that 
order;  e.g., III-4-8 refers to S-bloc LII, module 4, pin 8. 
Configurations for several circuits which bear explanation are shown here by examples: 
Module type: DI 
Input pins: 26 and 
Output pin: 23 
- Module number: 7 
30 
23 AB 
Figure 7-NAND Circuit Symbol 
Module type: DN 
Module number: 19 & 8 
lnpu t pins: 14, 15, 16 
C 30 module 19 
~! -B 17 
D 31 32 
30, 31, 
module 8 
19 ,  32, 
module 8 
Output pin: 17, module 
Figure 8-NAND Circuit with Extended Fan-In Symbol 
Module type: DI 
Module number: 8 
Input pins: 9 and 14 332 A + B  Output pin: 7 
Figure 9-NOR Circuit Symbol 
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Module type: DM 
Module number: 20 
Toggle input pin: 25 
Assertion output 
pin: 6 
Negation output 
pin: 31 
Delay node pins (Those which 
when connected, give time 
delay shown) : 14 and 8 
Figure 10-Monostable Mu1 tivibrator Circuit Symbol 
Module type: DS 
Module number: 21 
Toggle input: 14 
Assertion output: 1 1  (delay time) 
Assertion output: 7 (output pulse 
with indicated delay) 12 and 
15 determine the delay time; 8 
and 6 determine the output 
pulse width. 
Figure 1 1  -Delayed Pulse Generator Symbol 
r I 
Module type: ST 
Module number: 14 
Input: 19 
output: 21 
- 
Figure 12-Schmitt Trigger Symbol 
23 
31 
22 
? 
> 
1 
1 N270 
J 24 - 
Figure 13-Binary Counter Circuit Symbol 
20 Module type: BC 
BC Module number: 8 
8 Comp I ementary togg I e 
Set input: 31 
25 input pin: 22 
Module type: MV 
Module number: 16 
MV output: 17 
Determination of  
- 
MV output: 35 
2'1161181207' 
frequency range: Pin 27 to 30, 
32,34, and29 to  16, 18, 20 
(Frequency can be varied within 
overall range by a potentiometer 
on top of the module.) 
Figure 14-Multivibrator Clock Symbol 
0 
The number within the circle gives the location of the light on 
the front panel. 
Figure 15-Light Indicator Symbol 
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X. MODIFICATIONS TO HEWLETT-PACKARD DIGITAL COUNTERS AND PRINTER 
(Diagram GC-EGO- 1109-651)* 
Modifications to counters: 
1. Board A-6 
(a) R23, R24 - 3.9-K ohm resistor added in parallel 
(b) Jumper removed between pin 10 (A-5) and pin 7 (A-6) 
2. Shielded wire added to the following 
Pin connections on the 50-pin connector on rear of counter: 
FROM TO 
'A' ' Count e r 
"B" Counter 
45 (count A) 
46 (count C) 
2 1  (reset) 
Input to Counter 
Pin 7 (A-6) 
Pin 11 (A-18) 
45 (count B) 
46 (sensitivity) Pin 7 (A-6) 
21 (reset) Pin 11 (A-18) 
Input to counter 
Modifications to digital printer: 
A double-pole double-throw toggle switch was added to the back of the printer to enable 
acceptance of the print command from the processor in the EGO position, and from the 
electronic counters in the NORMAL position. The two reset  lines and the sensitivity 
(or Word C count) line from the processor are routed to the decimal counters via the 
printer through the Amphenol connectors and the counter-printer interconnecting cables. 
The lines from the processor to the printer are brought in by a 14-pin Amphenol connector. 
'See  Figure 25 in section containing diagrams. 
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